Abstract-During the last decade, ADC using single ramp architecture have been widely used in integrated circuits dedicated to nuclear science applications. These types of converters are actually very well suited for low power, multichannel applications. Moreover their wide dynamic range and their very good differential non-linearity are perfectly matched to spectroscopy measurement. Unfortunately, their use is limited by their long conversion time, itself limited by their maximum clock frequency. A new architecture is described in this paper. It permits speeding up the conversion time of the traditional ramp ADC structures by a factor of 32 while keeping low power consumption. Measurement results on a 4-channel, 12-bit prototype using a 3.2GHz virtual clock are then presented in detail, showing excellent performances of linearity and noise.
I. INTRODUCTION
E trend in data acquisition systems for modern physics experiments is to digitize signals closer and closer to the detector. With the very high level of integration achievable with modern submicron technologies, the benefit to integrate inside the same chip the analog front-end, the digitization and a part of the digital treatment is becoming more and more obvious. Nevertheless, the design of high performances ADCs remains a difficult task. As the nuclear science detector granularity is continuously increasing, and thus the number of channels, the readout circuits are becoming massively multichannel ones. For these two reasons, multi-channel integrated ADC are becoming necessary. Multi-channel lower speed ADC, associated with demultiplexing structures based on fast analog memories, may also replace high speed ADC.
Today, a large spectrum of ADC architectures is available. But, for applications with a large number of channels and a dynamic range higher than 6 bits, flash architecture are excluded by power dissipation and area constraints. Semi-flash or pipelined architecture, at the basis of most of the modern commercial ADC, are better suited. But they are more difficult to design, especially if good differential linearity performances are required. Successive approximation architectures are easier to design, but their area may become prohibitive if a large dynamic range and a good linearity are needed. Manuscript At last, the single ramp architecture appears to be the easier to design and the most adapted to multi-channel circuits. It has been widely used in front-end ASIC [1] during the two past decades. Several types of implementations of this architecture are possible. In the most efficient one, the voltage to digital conversion is performed by measuring the time between the start of a voltage ramp and its crossing, detected by the comparator, of the voltage to be converted. Classically, the time measurement is achieved by a counter started synchronously with the ramp as shown on Fig. 1 . To avoid metastability effects, a resynchronization of the comparator output by the clock of the counter is required to stop or memorize the counter state. The main advantage of this particular implementation is that ,as appearing on Fig. 2 , the counter and the ramp generator can be shared between the channels so that the ADC part replicated in each channel can be reduced to a discriminator and a memory used to copy and memorize the counter state when the discriminator triggers. So the power consumption and the area used can be very small even for high dynamic range and the linearity, mainly dominated by that of the ramp generator, can easily be very good. But, unfortunately, the use of this kind of ADC is limited by its long conversion time. In fact, for a N bit conversion, it requires 2 N /Fck, where Fck is the clock period of the counter. So for a 12-bit conversion, making use of a 100 MHz clock, which appears to be a maximum for reasonable power consumption, 40 µs are required. This time is prohibitive for a lot of applications. 
III. A NEW ARCHITECTURE TO SPEED UP SINGLE RAMP ADCS
A. Global Architecture and main choices.
In the new architecture, as in the usual one, the analog to digital conversion is performed by a time measurement, but with a better time resolution. To achieve this, we propose to virtually increase the counter clock frequency. For this purpose, a structure similar to those of modern Time to Digital Converters, also used in the field of High Energy Physics instrumentation [2, 3] , will be used to measure the ramping time. As in modern T.D.C., the most significant bits of the conversion are obtained by a counter operating at moderate Fck frequency while the least significant bits are obtained thanks the use of a Delay Line Loop (DLL). Many different implementation of this principle are possible, we have chosen one based on the Nutt method also used in [2] .
The block diagram of the improved ADC is shown on Fig. 3 . It includes a sequencer, a ramp generator and a counter, working at a moderate clock (clk) frequency F ck , common to all the channels as in the standard architecture. But each channel also includes a comparator, a synchronizer, and a DLL with its encoder and digital memories.
The DLL is made of a chain of (m+p) unitary delays which total delay is servo-controlled so that each elementary delay is a fraction 1/m of the clock period. As in the previous designs, the counter and the ramp are started simultaneously. When a comparator triggers, its output is synchronized by th clock to memorize the state of the counter. In parallel the asynchronous signal output of the comparator is sent to the input of the DLL. Then the DLL is frozen by the resynchronized comparator signal, so that the DLL memorized state is a measurement, with a 1/(m.F ck ) precision of the elapsed time between the triggering of the comparator and the next clock edge used to memorize the state of the counter. As the DLL provides a thermometer-code encoded result, it must be re-encoded before combining it with the coarse measurement from the counter to obtain the final converted data. In our test chip, this data is serialized to be sent to the acquisition electronics. The main interest of this architecture is, for a given clock frequency, to decrease by a factor m the time required for the conversion and this without any power consumption penalty.
B. Main specifications for a demonstrator chip..
To validate this architecture a 4-channel demonstrator, named WILKY, has been designed in the AMS CMOS 0.35µm technology. Its specifications were defined to match those of the SAM chip [4] This implies that in WILKY the 7 MSB will be obtained from the counter and the 5 LSB from the DLL.
IV. DETAILED DESIGN DESCRIPTION.
A. The Counter.
As in the previous designs [1] , the counter is using gray code. In this code, only one bit is changing between two consecutive codes. This minimizes the digital noise and decrease the power consumption of both the counter itself and the digital buffers needed to drive the counter outputs through the channels. This counter is based on a cascade of elementary modular asynchronous blocs. Its depth is programmable from 6 to 10 bits with a nominal value of 7 bits.
B. The Synchronizer.
To deal with metastability effects, the block resynchronising the discriminator output is using two cascaded RS latch. The first one has its clock input connected to the clock, the second one uses the clock delayed by four cascaded elementary delays similar to those used in the DLL. This design minimizes the delay induced by the synchronizer.
C. The DLL.
As shown on Fig.4 , the total propagation time of the DLL must be larger than the clock period to compensate the latency of the synchronizer and to deal with edges effects and unexpected delays in the design. For this purpose, m+p elementary delays, of 1/(m.F ck ) each, are used. In the WILKY prototype the value m=32 and p=8 have been chosen. The DLL elementary delay is the cascade of two starved inverters. The DLL states are memorized by RS latches, more compact than DFF, when the resynchronized comparator output is triggered.
The main advantage of this architecture including a DLL in each channel is that digital signals are propagating in the DLL only after the comparison is achieved. It minimizes digital activities and so power consumption and noise compared to alternative designs with master DLL continuously operating with the clock [2] . But it requires special calibration phases during which the total delay of each DLL must be servo-controlled to (m+p)/(m F ck ) by. To perform this operation, a calibration pulse is sent to the input of the DLL. The phase of the DLL output is compared with the one of the calibration pulse delayed by one clock period (by a DFF) and p elementary delays. The output of the phase comparator drives a charge pump providing the voltage controlling the elementary delay value. A minimum of two clock periods are required for this calibration phase, adding extra dead time in the conversion. Practically, at the "cold start" of the ADC operation, 70 calibration pulses are required to ensure the DLL convergence. Afterward, a 50µs calibration periodicity is enough to compensate the charge pump leakages. In the nominal operation, with a 700 kHz repetitive conversion rate, a 2-clock duration calibration phase is performed at the beginning of each conversion.
D. The ramp generator.
The fast conversion implies a larger sensitivity to the timing parameters of the ramp generator. Both the slope and the offsets of the ramp must be stable with temperature. To achieve a good linearity, the ramp generator, shown on Fig.  5 , is based on the integration of a constant current by an active integrator. To ensure the required stability with temperature:
-The current source is servo-controlled.
-All the injected charges are minimized or cancelled by use of dummy switches. -The differential input pair of the integrator operational amplifier is biased with a transconductance stable with temperature, in order to ensure a constant gain-bandwidth product of the OPAMP. The rms noise of the voltage ramp scales with the time as:
where Ci is the integration capacitor and A and B coefficients related to respectively the thermal and 1/f contribution to the noise of the current source.
For an equivalent ramp noise, a faster conversion, as the one possible with our design, makes possible to decrease the value of the integration capacitor and then to decrease the size of the ADC. In WILKY the value of this capacitor is only 5pF.
E. The comparator.
The fast conversion makes this block really critical. Its delay must be very stable with both the input level and temperature variations. To achieve this, a first solution would be to use a very fast comparator. This solution was eliminated because of its huge power consumption, incompatible with the replication of the comparator in each channel. Instead, a moderate speed low power structure has been chosen. As shown on Fig.6 , the comparator is based on the cascade of three moderate gain stages followed by a digital level restorer. Actually, this structure is the one offering the best speed-power trade-off. The three *10 gain stages of Fig. 7b , are based on simple differential stages. A cascod pair is used to increase speed and to decrease sensitivity to the input level. These gain stages are biased with a temperature-stabilized current source. The active loads of these stages consist of a PMOS used as a diode in parallel with a second PMOS used as a voltage-controlled resistor. This load behaves like a resistor for small signals and limits the output swing for larger signals. The active resistor value is controlled by the voltage reference common to all the channels of Fig.7a . This reference uses a replica of the active load to servo-control the gate voltage of the PMOS resistor in order to set the quiescent output voltage of the gain stage and therefore the resistance of the active load. The carefully control of the output swings and output resistances ensure a good stability of their delays.
F. Maximum conversion rate.
The practical conversion time is (6+2 Nc )/ F ck where Nc is the number of bits obtained with the counter. The 6 extra clock periods are needed for the following reasons: -2 for DLL calibration before conversion -2 after the ramp start to waiting for the ramp to enter in its very linear region. -1 for the comparator output synchronization. -1 for DLL encoding.
For a 100MHz clock Frequency, the conversion time is then 1.34µS, corresponding to a 746 kHz maximum rate.
V. PERFORMANCES OF THE PROTOTYPE CHIP.
The 4-channel WILKY prototype is very compact. The area of the common rampand counter block is 300µmx300µm whereas 1mmx34µm are needed for each channel. The form factor has been optimized for a multichannel application.
On this prototype, the depth of the counter and the slope and the offset of the ramp are tunable in order to explore several possible operation modes of the ADC.
The ADC prototype has been tested using a USB test bench based on a 16-bit 4-channel DAC with a 75µV LSB. The DAC channels are used as quasi-static inputs for the ADC prototype.
A. Test in the Standard Mode.
The prototype has been firstly tested in his nominal configuration: 12 bits dynamic range, 100MHz clock. In this configuration, with a power supply voltage of 3.3V, the power consumption is only of 3.3mW+0.5mW/channel. The ADC LSB, calculated from the transfer of Fig.8 function is 534µV. It can be noticed that the range of the ADC is actually larger than 2V, and that the code delivered by the ADC can be larger than 4096 because the maximum counter depth was set to 8 bits. For each input voltage of the Fig.8 transfer function, 512 acquisitions have been performed and standard deviations on these measurements have been calculated. They are plotted on Fig. 10 as a function of the mean ADC code obtained. The noise is smaller than 0.6LSB and is increasing with the ADC code as expected from the theoretical noise behavior of the voltage ramp. As for INL, a zoom of Fig. 10 characteristic also reveals a 32 ADCcount periodicity. The ADC Differential Non-Linearity (DNL) has been characterized using the statistical density of code method assuming a good enough linearity of the test DAC. On Fig.  11 , the normalized density of code is plotted as a function of the ADC code. It is equivalent to 1 + DNL. The DNL is smaller than +/-0.2 LSB peak to peak, or equivalent to 0.2 LSB rms. As for INL and noise, a zoom on the DNL characteristic reveals a pattern with a periodicity of 32. This pattern appears to be the major contributor to DNL. In Fig.12 , the statistical density of code method has been applied only to the bits provided by the DLL. The characteristic is not flat: some codes are more probable than others. It means that the DLL is not perfectly linear. The DNL of the DLL can be estimated to +/-0.15 LSB, corresponding in the time domain to +/-50 ps peak to peak or 20 ps rms. This pattern is the main contributor to the ADC DNL, INL periodicity. It is similar on all the channel is probably due to digital couplings inside the DLL.
The offset between channels is 15mV peak to peak in the expected range. The spread of transfer function between channel s is smaller than +/-1per1000, but it is a little more than the expected value. No crosstalk between channels is measurable. Fig. 13 puts in evidence the good stability of the ADC measurement with time and Fig. 14 its good behaviour with temperature. The drift due to temperature is less than 3 LSB in a 10°C range. It is better than our expectation and sufficient for our applications. The shape of the temperature characteristic appears to be identical on all channels.
The performances of the ADC used in the standard mode are excellent and comparable to those of a genuine 12-bit ADC. If we consider that the prototype is a real 12-bit ADC we can calculate its Figure of Merit (FOM) defined in [5] by (2) FOM = (P/(2 NBits .2.F BW )) where F BW is the ADC Nyquist frequency we will take equal to Fconv/2 for the calculation.
The FOM is equal to 1.2pJ/conversion in the case of a single channel ADC but is decreased to respectively 0.4pJ/conv and 0.2pJ/conv in the cases of a 4 or a 32-channel ADC as the power of the common block is shared between the channels. These FOM are comparable to the one obtained on the best ADCs using deep-submicron technologies. But we have to keep in mind that our architecture does not include any track and hold circuit.
B. Tests in other conditions.
The ADC has been also successfully tested with 25 and 50 MHz master clocks. In theses conditions the results are comparable to those obtained at 100 MHz with only a 10 to 20% noise increase for the largest codes due to the largest noise of the longer ramps.
A test has also been performed, with a ramp slope decreased to obtain a larger LSB of 1mV, but over a dynamic of 8-bit only. With Fck=100MHz it means a 140ns conversion time. The INL, measured in these conditions, is plotted in Fig. 15 . It is smaller than +/-0.7 LSB, clearly dominated by the modulo-32 pattern. This is again due to the DLL non linearity contribution which remains unchanged in this case compared to the nominal one. The funny shape of the variance versus mean ADC code characteristic of Fig. 16 , measured in this condition, is exactly the one due to quantization effects expected on a low noise ADC: the variance is 0 when the voltage is in the middle of the code and is reaching a maximum value of 0.5 when it is approaching the limit between two codes. A noise of 0.15 LSB rms corresponding to the ramp and the comparator noises have been computed from this characteristic. The chip has also been characterized with a smallest LSB of 270µV over a dynamic of 13 bits corresponding to a longer conversion time of 2.6µs. In this configuration, the INL, plotted on Fig. 17 is smaller than +/-3 LSB. The noise plotted in Fig. 18 is increasing from 0.7 to 1.2 LSB rms with the ADC code. This is corresponding to the same noise voltages than in the standard mode. The characteristics in this 13 bit operation are not so bad, but as the rms noise is of the order of the LSB, it is corresponding to the smallest practical LSB.
VI. CONCLUSION.
A new multi-channel single ramp ADC architecture has been proposed, prototyped and tested. It permits to increase the conversion speed by a factor of 32 without power consumption or other performances penalties. The characterization of the prototype in its nominal 12bit/1.34µs configuration has shown excellent performances compatible with a real 12-bit operation together with a good stability. Its differential nonlinearity performances make it usable for spectroscopy applications. Considering these excellent results, a 64-channel version of this ADC is going to be integrated on the next generation of an gigahertz analog memory dedicated to the future Cherenkov Telscope Arrays [4] .
Extra measurements, made on other configurations have shown that it is possible to easily adapt this architecture to other application as long as the LSB remains larger or equal to 0.5mV. For a smallest LSB, the ramp generator should be re-optimized to lower the noise. Some untested configurations, as 5bits/100ns, where the conversion is achieved by only the DLL are probably interesting for tracker electronics.
